


EYEL-S3000ABR 8ch SVM


Rev.	Date	Description	Page	Remark
V01	2026.03.07	- Initial		

RK3576_S (Power)




Note:
Caps of between dashed red lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


RK3576_T/U/V (GND)



RK3576_E (PMUIO0/1)



RK3576_R (SARADC)



BOOT MODE CONFIG

Config Table for SARADC_VIN0_BOOT				
Item	Rup	Rdown	ADC Value	Boot Mode
Config1	NC	10K	0	USB (Maskrom mode)
Config2	100K	11.3K	416	FSP10->USB
Config3	100K	24.9K	816	FSP11_M0->EMMC->USB
Config4	100K	43K	1231	FSP11_M1->EMMC->USB
Config5	100K	68K	1658	FSP10->UFS->USB
Config6	100K	100K	2048	FSP11_M0->UFS->USB
Config7	68K	100K	2438	UFS->USB
Config8	43K	100K	2864	UFS->SDMMC0->USB
Config9	24.9K	100K	3279	REFU
Config10	11.3K	100K	3679	EMMC->SDMMC0->USB
Config11	10K	NC	4095	EMMC->USB

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.

SARADC_VIN0_BOOT	<<SARADC_VIN0_BOOT	4.25
SARADC_VIN1		
SARADC_VIN2		
SARADC_VIN3		
SARADC_VIN4	<<SARADC_VIN4	2.3
SARADC_VIN5		
SARADC_VIN6		
SARADC_VIN7		

RK3576_A (DDRPHY)


U101A

		LPDDR4	LPDDR4X	LPDDR5
DDR DQ0_A	W1	LP4_DQ0_A	LP4X_DQ0_A	LP5_DQ0_A
DDR DQ1_A	1T1	LP4_DQ1_A	LP4X_DQ1_A	LP5_DQ1_A
DDR DQ2_A	1P1	LP4_DQ2_A	LP4X_DQ2_A	LP5_DQ2_A
DDR DQ3_A	U1	LP4_DQ3_A	LP4X_DQ3_A	LP5_DQ3_A
DDR DQ4_A	1V3	LP4_DQ4_A	LP4X_DQ4_A	LP5_DQ4_A
DDR DQ5_A	1W4	LP4_DQ5_A	LP4X_DQ5_A	LP5_DQ5_A
DDR DQ6_A	AC1	LP4_DQ6_A	LP4X_DQ6_A	LP5_DQ6_A
DDR DQ7_A	AB1	LP4_DQ7_A	LP4X_DQ7_A	LP5_DQ7_A
DDR DM0_A	1V1	LP4_DM10_A	LP4X_DM10_A	LP5_DM10_A
DDR DQS0P_A	1U1	LP4_DQS0P_A	LP4X_DQS0P_A	LP5_RDQS0P_A
DDR DQS0N_A	Y1	LP4_DQS0N_A	LP4X_DQS0N_A	LP5_RDQS0N_A
	1V5	--	--	LP5_WCK0P_A
	1V4	--	--	LP5_WCK0N_A
DDR DQ8_A	AF1	LP4_DQ8_A	LP4X_DQ8_A	LP5_DQ8_A
DDR DQ9_A	1AB1	LP4_DQ9_A	LP4X_DQ9_A	LP5_DQ9_A
DDR DQ10_A	1AD1	LP4_DQ10_A	LP4X_DQ10_A	LP5_DQ10_A
DDR DQ11_A	AH1	LP4_DQ11_A	LP4X_DQ11_A	LP5_DQ11_A
DDR DQ12_A	1Y1	LP4_DQ12_A	LP4X_DQ12_A	LP5_DQ12_A
DDR DQ13_A	1W2	LP4_DQ13_A	LP4X_DQ13_A	LP5_DQ13_A
DDR DQ14_A	1AA1	LP4_DQ14_A	LP4X_DQ14_A	LP5_DQ14_A
DDR DQ15_A	1AA1	LP4_DQ15_A	LP4X_DQ15_A	LP5_DQ15_A
DDR DM1_A	AE1	LP4_DM11_A	LP4X_DM11_A	LP5_DM11_A
DDR DQS1P_A	1AB4	LP4_DQS1P_A	LP4X_DQS1P_A	LP5_RDQS1P_A
DDR DQS1N_A	1AB3	LP4_DQS1N_A	LP4X_DQS1N_A	LP5_RDQS1N_A
	1AA6	--	--	LP5_WCK1P_A
	1AA5	--	--	LP5_WCK1N_A
DDR A0_A	T1	LP4_A0_A	LP4X_A0_A	LP5_A0_A
DDR A1_A	1N1	LP4_A1_A	LP4X_A1_A	LP5_A1_A
DDR A2_A	1R3	LP4_A2_A	LP4X_A2_A	LP5_A2_A
DDR A3_A	1T2	LP4_A3_A	LP4X_A3_A	LP5_A3_A
DDR A4_A	1M5	LP4_A4_A	LP4X_A4_A	LP5_A4_A
DDR A5_A	1P5	LP4_A5_A	LP4X_A5_A	LP5_A5_A
	1R5	--	--	LP5_A6_A
DDR CLKP_A	1L1	LP4_CLKP_A	LP4X_CLKP_A	LP5_CLKP_A
DDR CLKN_A	P1	LP4_CLKN_A	LP4X_CLKN_A	LP5_CLKN_A
LPDDR4 CSN0_A	1R4	LP4_CSN0_A	LP4X_CSN0_A	--
LPDDR4 CSN1_A	1T4	LP4_CSN1_A	LP4X_CSN1_A	--
LPDDR4 CKE0/LPDDR5 CS0_A	AN3	LP4_CKE0_A	LP4X_CKE0_A	LP5_CSN0_A
LPDDR4 CKET1/LPDDR5 CS1_A	AN5	LP4_CKE1_A	LP4X_CKE1_A	LP5_CSN1_A


		LPDDR4	LPDDR4X	LPDDR5
DDR DQ0_B	1D2	LP4_DQ0_B	LP4X_DQ0_B	LP5_DQ0_B
DDR DQ1_B	1F2	LP4_DQ1_B	LP4X_DQ1_B	LP5_DQ1_B
DDR DQ2_B	1G1	LP4_DQ2_B	LP4X_DQ2_B	LP5_DQ2_B
DDR DQ3_B	K1	LP4_DQ3_B	LP4X_DQ3_B	LP5_DQ3_B
DDR DQ4_B	1C3	LP4_DQ4_B	LP4X_DQ4_B	LP5_DQ4_B
DDR DQ5_B	1B3	LP4_DQ5_B	LP4X_DQ5_B	LP5_DQ5_B
DDR DQ6_B	A5	LP4_DQ6_B	LP4X_DQ6_B	LP5_DQ6_B
DDR DQ7_B	G1	LP4_DQ7_B	LP4X_DQ7_B	LP5_DQ7_B
DDR DM0_B	B4	LP4_DM10_B	LP4X_DM10_B	LP5_DM10_B
DDR DQS0P_B	H1	LP4_DQS0P_B	LP4X_DQS0P_B	LP5_RDQS0P_B
DDR DQS0N_B	1F1	LP4_DQS0N_B	LP4X_DQS0N_B	LP5_RDQS0N_B
	1G5	--	--	LP5_WCK0P_B
	1G4	--	--	LP5_WCK0N_B
DDR DQ8_B	1A1	LP4_DQ8_B	LP4X_DQ8_B	LP5_DQ8_B
DDR DQ9_B	B1	LP4_DQ9_B	LP4X_DQ9_B	LP5_DQ9_B
DDR DQ10_B	B2	LP4_DQ10_B	LP4X_DQ10_B	LP5_DQ10_B
DDR DQ11_B	A2	LP4_DQ11_B	LP4X_DQ11_B	LP5_DQ11_B
DDR DQ12_B	1E1	LP4_DQ12_B	LP4X_DQ12_B	LP5_DQ12_B
DDR DQ13_B	1C1	LP4_DQ13_B	LP4X_DQ13_B	LP5_DQ13_B
DDR DQ14_B	E1	LP4_DQ14_B	LP4X_DQ14_B	LP5_DQ14_B
DDR DQ15_B	D1	LP4_DQ15_B	LP4X_DQ15_B	LP5_DQ15_B
DDR DM1_B	1B1	LP4_DM11_B	LP4X_DM11_B	LP5_DM11_B
DDR DQS1P_B	A3	LP4_DQS1P_B	LP4X_DQS1P_B	LP5_RDQS1P_B
DDR DQS1N_B	B3	LP4_DQS1N_B	LP4X_DQS1N_B	LP5_RDQS1N_B
	1D4	--	--	LP5_WCK1P_B
	1E4	--	--	LP5_WCK1N_B
DDR A0_B	L1	LP4_A0_B	LP4X_A0_B	LP5_A0_B
DDR A1_B	1J1	LP4_A1_B	LP4X_A1_B	LP5_A1_B
DDR A2_B	1J3	LP4_A2_B	LP4X_A2_B	LP5_A2_B
DDR A3_B	1G2	LP4_A3_B	LP4X_A3_B	LP5_A3_B
DDR A4_B	1F4	LP4_A4_B	LP4X_A4_B	LP5_A4_B
DDR A5_B	1K5	LP4_A5_B	LP4X_A5_B	LP5_A5_B
	1H5	--	--	LP5_A6_B
DDR CLKP_B	1K1	LP4_CLKP_B	LP4X_CLKP_B	LP5_CLKP_B
DDR CLKN_B	N1	LP4_CLKN_B	LP4X_CLKN_B	LP5_CLKN_B
LPDDR4 CSN0_B	1J5	LP4_CSN0_B	LP4X_CSN0_B	--
LPDDR4 CSN1_B	1K4	LP4_CSN1_B	LP4X_CSN1_B	--
LPDDR4 CKE0/LPDDR5 CS0_B	AK2	LP4_CKE0_B	LP4X_CKE0_B	LP5_CSN0_B
LPDDR4 CKET1/LPDDR5 CS1_B	1M3	LP4_CKE1_B	LP4X_CKE1_B	LP5_CSN1_B

RK3576


BGA698_16R1X17R2X1R08




DDR FILTER




RK3576_B (UFS2.0)



RK3576_C (VCCIO0)



RK3576_D (VCCIO1)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Title			
05.RK3576-eMMC/UFS/SD			
Size	Document Number	Rev	
A3	EYEL-S3000ABR 8ch SVM	V01	
Date:	Thursday, March 12, 2026	Sheet	6 of 28

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note!!!
The USB2 OTG1 function cannot be used, if the PCIe or SATA1 function of Combo PHY1 is selected


Title			
06.RK3576-TypeC/USB			
Size A3	Document Number EYEL-S3000ABR 8ch SVM	Rev V01	
Date:	Thursday, March 12, 2026	Sheet	7 of 28

RK3576_O (MIPI DCPHY)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


RK3576_P (MIPI DPHY CSI RX)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_Q (HDMI/eDP)




Note:
HDMI 2.1 supports up to 4Kx2K@120Hz



RK3576
BGA698_16R1X17R2X1R08

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


HDMI : 100-ohm differential pairs



Title		
08.RK3576-HDMI/eDP		
Size	Document Number	Rev
A3	EYEL-S3000ABR 8ch SVM	V01
Date:	Thursday, March 12, 2026	Sheet 9 of 28

RK3576_N (PCIe/SATA/USB3)


PCIe Port0




Note!!!
If the PCIe1 or SATA1 function of Combo PHY1 is selected, the USB3 OTG1 function cannot be used, and even the USB2 OTG1 function cannot be used

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


RK3576_H (VCCIO4)



RK3576_I (VCCIO5)



PMIC RK806S-5 BUCK



IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!

This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications


Operating Supply Voltage : 5.5V (5.25-6V)

Peak Pulse Current : >10A (tp=8/20uS)

Surge Clamping Voltage : <6.5V



DO NOT DELETE IT!!

4,14	I2C1_SDA_M0_RK806	<<>>
4,14	I2C1_SCL_M0_RK806	<<>>
4,14	PMIC_PWR_CTRL1	<<>>
4,14,15	PMIC_PWR_CTRL2	<<>>
4,14	PMIC_INT_L	<<>>
4,14,21,25	RESET_L	<<>>
14,21	PWRON_L	<<>>




Title			12.Power-PMIC RK806S-5_BUCK
Size	Document Number	Rev	
A3	EYEL-S3000ABR 8ch SVM	V01	
Date:	Thursday, March 12, 2026	Sheet	13 of 28

PMIC RK806S-5 Managerment



PMIC RK806S-5 LDO



The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Default:1.8V

Default:1.8V

Default:1.2V

Default:3.0V

Default:3.3V

Default:0.75V




Default:0.85V;Low frequency:0.85V-->0.75V

Default:0.75V


Default:0.85V

Default:0.75V

Title			
13.Power-PMIC RK806S-5 LDO			
Size	Document Number	Rev	
A3	EYEL-S3000ABR 8ch SVM	V01	
Date:	Thursday, March 12, 2026	Sheet	14 of 28




VIDEO DECODER1





SAD1	SAD0	ADDR
LOW	LOW	0x88
LOW	HIGH	0x8A
HIGH	LOW	0x8C
HIGH	HIGH	0x8E

VIDEO DECODER2




SAD1	SAD0	ADDR
LOW	LOW	0x88
LOW	HIGH	0x8A
HIGH	LOW	0x8C
HIGH	HIGH	0x8E






VIDEO ENCODER(AHD)




Camera Connector



Title		
19.Camera Connector		
Size	Document Number	Rev
A3	EYEL-S3000ABR 8ch SVM	V01
Date:	Thursday, March 12, 2026	Sheet 20 of 28




MCU









New Library

ADC_Check




Title		
20.MCU/CAN		
Size	Document Number	Rev
A3	EYEL-S3000ABR 8ch SVM	V01
Date:	Thursday, March 12, 2026	Sheet 21 of 28







INDI_LED



CAMERA1 POWER



CAMERA2 POWER






Title		
22.POWER-HVBUCK		
Size	Document Number	Rev
A3	EYEL-S3000ABR 8ch SVM	V01
Date:	Thursday, March 12, 2026	Sheet 23 of 28

* 110K/7.5K = 9.4V
 100K/13K = 5.21V
 97.6K/12K = 5.48V


SATA

SATA : 100-ohm differential pairs



VIN: 12V/24V
 RT/SYNC : 100K = 1MHz

Switching Frequency : 100~2500 kHz
 Shutdown Current : Max 5uA
 VIN : 4V ~ 42V
 OUTPUT Current: 5A




Title		
25.SATA		
Size	Document Number	Rev
A3	EYEL-S3000ABR 8ch SVM	V01
Date:	Thursday, March 12, 2026	Sheet 26 of 28

Main Connector

FSMD002-0603-R
- Ihold : 20mA
- Itrip : 60mA
@70 50% Itrip

UART2 : Ext Touch
UART4 : GPS



Title		
25.Main Connector		
Size A3	Document Number EYEL-S3000ABR 8ch SVM	Rev V01
Date: Thursday, March 12, 2026	Sheet 27	of 28

